

2. **High-Performance Superscalar-Based Computer System with Out-of-Order Instruction Execution and Concurrent Results Distribution**, Appl. No. 08/397,016, filed March 1, 1995, now U.S. Patent No. 5,560,032, by Quang Trang *et al.*;

3. **RISC Microprocessor Architecture with Isolated Architectural Dependencies**, Appl. No. 08/292,177, filed August 18, 1994, now abandoned, which is an FWC of Appl. No. 07/817,807, filed January 8, 1992, which is a continuation of Appl. No. 07/726,744, filed July 8, 1991, by Yoshiyuki Miyayama;

4. **RISC Microprocessor Architecture Implementing Fast Trap and Exception State**, Appl. No. 08/345,333, filed November 21, 1994, now U.S. Patent No. 5,481,685, by Quang Trang;

5. **Page Printer Controller Including a Single Chip Superscalar Microprocessor with Graphics Functional Units**, Appl. No. 08/267,646, filed June 28, 1994, now U.S. Patent No. 5,394,515, by Derek Lentz *et al.*; and

6. **Microprocessor Architecture Capable with a Switch Network for Data Transfer Between Cache, Memory Port, and IOU**, Appl. No. 07/726,893, filed July 8, 1991, now U.S. Patent No. 5,440,752, by Derek Lentz *et al.*---

Page 2, please delete lines 1-11.

***In the Claims:***

Please add the following new claims 31 to 45.

1 ~~31.~~ In a data processing system, which includes a central processing unit (CPU) that  
2 performs operations by executing instructions, a data register system comprising:  
3 a first register set including a plurality of first registers each for holding integer data;  
4 a second register set including a plurality of second registers each for holding integer data  
5 or floating point data, wherein a specific instruction includes a field specifying which of said first  
6 and second register sets is to be accessed in response to execution of said specific instruction; and  
7 means, responsive to the field, for accessing said first register set or said second register  
8 set as specified by said field, including

- 9 i) reading means for reading an operand value from either the first register  
10 set or second register set as specified by said field, and  
11 ii) writing mean for writing a result value to sad first register set or said  
12 second register set as specified by said field.

1 <sup>2</sup> 32. The apparatus of claim <sup>1</sup> 31, wherein said first and second register sets each have  
2 two write ports and five read ports.

1 <sup>3</sup> 33. The apparatus of claim <sup>1</sup> 31, further comprising execution means for executing said  
2 specific instruction, wherein said specific instruction performs an operation upon operands to  
3 generate a result, said specific instruction specifying a respective source address for each operand  
4 and a destination address for the result of said specific instruction.

1 <sup>4</sup> 34. The apparatus of claim <sup>1</sup> 31, wherein said specific instruction can specify a first and  
2 a second source address and a destination address, with each address specifying either of the first  
3 or second register sets such that said specific instruction requires access to both register sets.

1 <sup>5</sup> 35. The apparatus of claim <sup>4</sup> 34, wherein said means for accessing provides said specific  
2 instruction parallel access to both the first and second register sets.

1 <sup>6</sup> 36. An apparatus, for use with a data processing system that performs read operations  
2 and write operations upon data values of a first data type and a first data width, wherein the first  
3 data type is floating point, and upon data values of a second data type and a second data width  
4 different from the first data width, the second data type is integer, the data processing system  
5 specifying a read address and data type for each read and a write address and data content for  
6 each write, the apparatus comprising:

7 a register set including a plurality of individually addressable registers, each register being  
8 wide enough to hold a value of the first data type or the second data type;

9 read access means, responsive to the data processing system performing a given read  
10 operation of a specific data type, for accessing said register set to retrieve data from a given  
11 register, which is individually addressed at a specified read address of said given read operation,

20250709 14:56:00

2  
Cont.

45

12 write access means, responsive to the data processing system performing a given write  
13 operation, for accessing said register set to store into a given register, which is individually  
14 addressed at the specified write address of said given write operation, data specified by said write  
15 operation; and

16 wherein said read and write access means, respectively, retrieve and store data having the  
17 first data width responsive to the data processing system performing floating point operations, and  
18 data having the second data width responsive to the data processing system performing integer  
19 operations.

1 <sup>7</sup> 37. The apparatus of claim <sup>6</sup> 36, wherein the first data width is sixty-four bits and the  
2 second data width is thirty-two bits.

3 <sup>6</sup> 38. The apparatus of claim <sup>6</sup> 36, further comprising processing means for executing  
4 instructions including Boolean execution unit to execute Boolean combinational instructions each  
5 operating on one or more Boolean operands to generate a Boolean result, each Boolean  
6 combinational instruction including one or more Boolean fields specifying a location of each  
7 operand and result, integer execution unit. to execute integer instructions each operating on one  
8 or more integer operands to generate an integer result, each integer instruction including one or  
9 more integer fields specifying a location of each operand and result, and floating point execution  
10 unit to execute floating point instructions each operating one or more floating point operands to  
generate a floating point result, each floating point instruction including one or more floating point  
fields specifying a location of each operand and result.

1 <sup>9</sup> 39. The apparatus of claim <sup>8</sup> 38, further comprising a Boolean register set having a  
2 plurality of Boolean registers, each Boolean register for holding one of said Boolean operands or  
3 Boolean results.

00037361-09390

46

10 9  
1 ~~40.~~ The apparatus of claim ~~39~~, wherein said plurality of Boolean registers include:  
2 (i) a first set of Boolean registers, and  
3 (ii) a second set of Boolean registers;  
4 means, coupled to said plurality of Boolean registers, for selecting said first or said second  
5 set of Boolean registers as a currently active set,  
6 wherein said Boolean execution unit is responsive to said means for selecting and stores  
7 results into only said currently active set of said Boolean registers; and  
8 means, responsive to execution of a given Boolean instruction by said Boolean execution  
9 unit, for storing the result of said given Boolean instruction into one of said Boolean registers,  
10 said one Boolean register being indicated by said given Boolean instruction as the destination of  
11 its Boolean result.

11 8  
1 ~~41.~~ The apparatus of claim ~~38~~, wherein said Boolean execution unit comprises:  
2 numerical execution means for executing numerical comparison instructions to compare two  
3 multi-bit numerical operands and to accordingly produce a single-bit Boolean value result.

12 12  
1 ~~42.~~ An apparatus comprising:  
2 integer execution means for executing integer instructions, each integer instruction  
3 performing an integer operation upon one or more integer value operands and generating an  
4 integer value result;

5 floating point execution means for executing floating point instructions, each floating point  
6 operation performing a floating point operation upon one or more floating point value operands  
7 and generating a floating point value result;

8 boolean execution means for executing boolean instructions, each boolean operation  
9 performing a boolean operation upon one or more boolean value operands and generating a  
10 boolean value result;

11 wherein each instruction specifies one or more sources from which its one or more  
12 operands are to be retrieved and further specifies a destination to which its result is to be stored,  
13 each operation also optionally specifying an integer value base and an integer value index;

14 a register bank including,

22  
cont.

- 15 i) first register set, having a plurality of first registers, for holding integer  
16 values and floating point values;  
17 ii) second register set, having a plurality of second registers, for holding  
18 integer values; and  
19 iii) third register set, having a plurality of third registers, for holding Boolean  
20 values;  
21 access means, coupled to said first register set, said second register set, said third register  
22 set and to all three execution means, for,  
23 i) retrieving, from any one first register, an integer value operand for the  
24 integer execution means, a floating point value operand for the floating point execution means,  
25 or an integer value base or index for either execution means, as indicated by an instruction;  
26 ii) storing, into any one first register, an integer value result from the integer  
27 execution means or a floating point value result from the floating point execution means, as  
28 indicated by an instruction;  
29 iii) retrieving, from any one second register, an integer value operand for said  
30 integer execution means, or an integer value base or index for either execution means, as indicated  
31 by an instruction;  
32 iv) storing, into any one second register, an integer value result from said  
33 integer execution means, as indicated by an instruction;  
34 v) retrieving, from any one third register, a Boolean value operand for the  
35 Boolean execution means, as indicated by a Boolean combinational instruction, and  
36 vi) storing, into any one third register, a Boolean value result from the Boolean  
37 execution means, as indicated by a Boolean combinational instruction.

13

- 1 43. An instruction execution unit of a RISC processor, comprising:  
2 an execution engine that includes a data dependency checker, an integer functional unit,  
3 a floating point functional unit, a boolean functional unit, means for performing a context switch,  
4 and a mode control unit that provides mode information;  
5 a register file, connected to said execution engine, having two or more register banks, each  
6 bank having,

48

08937331-09597  
269260-1926680

Cont.

an integer register set that includes, a first integer register set that includes a first subset of registers and a second subset of registers, a shadow integer register set and mode switch, wherein a first register in said first integer register set is set to zero, wherein said mode switch is switchingly coupled to said mode control unit, said first integer register set and said shadow integer register set, wherein said mode switch provides access to said second subset of registers or said shadow integer register set depending upon said mode information, whereby all access to said integer register set is via said mode switch,

a re-typable register set, wherein said re-typable register set can store floating point data or integer data, said re-typable register set including means for preventing accidental access of a floating point value as though it is an integer value or accidental access of a integer value as though it is a floating point value, wherein a first register in said re-typable register set is set to zero, and

a boolean register set that includes a condition status register (CSR) that includes a plurality of boolean registers, a previous condition status register (PCSR) that includes a plurality of boolean registers and a selector unit that is responsive to said mode information to select between said CSR and said PCSR, wherein a first boolean register in said CSR is set to zero,

wherein said data dependency checker allows a slave instruction to execute without delay when the result of a master instruction is said first register in said first integer register set.

14 13  
~~44.~~ The instruction execution unit of claim ~~43~~, wherein said two or more register banks comprise the same hardware configuration .

15 13  
~~45.~~ The instruction execution unit of claim ~~43~~, wherein said mode control unit is a processor status register that includes a flag to indicate whether interrupts are enable or disabled.

16 13  
~~46.~~ The instruction execution unit of claim ~~43~~, wherein said CSR is used when interrupts are enabled and said PCSR is used when interrupts are disabled.

17 13  
~~47.~~ The instruction execution unit of claim ~~43~~, wherein said PCSR is available to said execution engine as a special register.

49



4 one destination, each instruction indicating whether said at least one source and said at least one  
5 destination reside in said integer register set or said re-typable register set.

1 <sup>26</sup>  
~~56.~~ The instruction execution unit of claim <sup>25</sup>~~55~~, wherein said mode switch connects said  
2 switching and multiplexing control unit to said shadow integer register set when interrupts are  
3 disabled.

1 <sup>27</sup>  
~~57.~~ The instruction execution unit of claim <sup>26</sup>~~56~~, wherein said mode control unit is a  
2 processor status register that includes a flag that indicates whether interrupts are ~~enable~~ <sup>enabled</sup> or  
3 disabled.

1 <sup>28</sup>  
~~58.~~ The instruction execution unit of claim <sup>13</sup>~~43~~, further comprising a switching and  
2 multiplexing control unit connected between said floating point functional unit and said register  
3 file, wherein said floating point functional unit executes instructions having at least one source  
4 and at least one destination, each instruction indicating whether said at least one source and said  
5 at least one destination reside in said integer register set or said re-typable register set.

1 <sup>29</sup>  
~~59.~~ The instruction execution unit of claim <sup>13</sup>~~43~~, wherein said execution engine executes  
2 an instruction having at least one source and at least one destination, wherein said instruction  
3 further includes a field that indicates which of said two or more banks has stored therein said one  
4 or more source and where said destination is located within said two or more banks.

1 <sup>30</sup>  
~~60.~~ The instruction execution unit of claim <sup>13</sup>~~43~~, further includes a bank selector unit that  
2 selects between said two or more register banks.--

Please cancel claim 1 without prejudice or disclaimer.